Verilog-A

This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages) This article may require cleanup to meet Wikipedia's quality standards. The specific problem is: Not properly structured. Please help improve this article if you can. (January 2013) (Learn how and when to remove this message) This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Verilog-A" – news · newspapers · books · scholar · JSTOR (January 2013) (Learn how and when to remove this message) (Learn how and when to remove this message)

Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of Verilog-AMS. A few commercial applications may export MEMS designs in Verilog-A format.