Advanced packaging (semiconductors)

Advanced packaging[1] is the aggregation and interconnection of components before traditional integrated circuit packaging where a single die is packaged. Advanced packaging allows multiple devices, including electrical, mechanical, or semiconductor devices, to be merged and packaged as a single electronic device. Advanced packaging uses processes and techniques that are typically performed at semiconductor fabrication facilities, unlike traditional integrated circuit packaging, which does not. Advanced packaging thus sits between fabrication and traditional packaging -- or, in other terminology, between BEoL and post-fab. Advanced packaging includes multi-chip modules, 3D ICs,[2] 2.5D ICs,[2] heterogeneous integration,[3] fan-out wafer-level packaging,[2] system-in-package, quilt packaging, combining logic (processors) and memory in a single package, die stacking, wafer bonding/stacking, several chiplets or dies in a package,[2] combinations of these techniques, and others. 2.5D and 3D ICs are also called 2.5D or 3D packages.[3]

Advanced packaging can help achieve performance gains through the integration of several devices in one package and associated efficiency gains (by reducing the distances signals have to travel, in other words reducing signal paths), and allowing for high numbers of connections between devices, without having to resort to smaller transistors which have become increasingly more difficult to manufacture.[4] Fan-out packaging is seen as a low cost option for advanced packaging.[5]

Advanced Packaging is considered fundamental in expanding the Moore’s Law.[6][2] An example of heterogeneus integration is Intel's EMIB, which uses "bridges" made on silicon substrates, to connect different dies together.[7] Another example is TSMC's CoWoS technology which uses an interposer.[8][9] Advanced packaging is closely related to system integration,[10] used in systems related to "artificial intelligence, machine learning, automotive, and 5G" to name a few.[11] System integration consists of "ways to avoid putting everything on a single chip by creating a system that interconnects multiple smaller chips, or chiplets"[12] Advanced packages can have chiplets from several vendors.[13][14] To enable this, standards for connecting chiplets have been developed such as UCie.[15]

  1. ^ "Advanced Packaging". Semiconductor Engineering. Retrieved 17 December 2021.
  2. ^ a b c d e LaPedus, Mark (January 15, 2019). "More 2.5D/3D, Fan-Out Packages Ahead". Semiconductor Engineering.
  3. ^ a b LaPedus, Mark (May 20, 2021). "Advanced Packaging's Next Wave". Semiconductor Engineering.
  4. ^ "Advanced Packaging's Next Wave". 20 May 2021.
  5. ^ Sperling, Ed (March 5, 2018). "Toward High-End Fan-Outs". Semiconductor Engineering.
  6. ^ Shivakumar, Sujai; Borges, Chris (June 26, 2023). "Advanced Packaging and the Future of Moore's Law" – via www.csis.org. {{cite journal}}: Cite journal requires |journal= (help)
  7. ^ Lau, John H. (April 3, 2019). Heterogeneous Integrations. Springer. ISBN 978-981-13-7224-7 – via Google Books.
  8. ^ "TSMC to Expand CoWoS Capacity by 60% Yearly Through 2026".
  9. ^ "Highlights of the TSMC Technology Symposium 2021 – Packaging".
  10. ^ "Advanced Packaging Shifts Design Focus to System Level". 23 November 2021.
  11. ^ "System-Level Packaging Tradeoffs". 30 September 2020.
  12. ^ "New Institute Accelerates Future of Microelectronic System Integration, Advanced Packaging". 19 October 2023.
  13. ^ "Commercial Chiplet Ecosystem May be a Decade Away". 29 February 2024.
  14. ^ "Chiplets Taking Root as Silicon-Proven Hard IP". 9 February 2023.
  15. ^ "Chiplet IP Standards Are Just the Beginning". 6 March 2024.