![]() | This article includes a list of references, related reading, or external links, but its sources remain unclear because it lacks inline citations. (September 2017) |
POWER, PowerPC, and Power ISA architectures |
---|
NXP (formerly Freescale and Motorola) |
IBM |
|
IBM/Nintendo |
Other |
Related links |
Cancelled in gray, historic in italic |
The PowerPC e600 is a family of 32-bit PowerPC microprocessor cores developed by Freescale for primary use in high performance system-on-a-chip (SoC) designs with speed ranging over 2 GHz, thus making them ideal for high performance routing and telecommunications applications. The e600 is the continuation of the PowerPC 74xx design.
The e600 is a superscalar out-of-order RISC core with 32/32 KB L1 data/instruction caches, a seven-stage, three-issue pipeline with load/store, system register, powerful branch prediction, integer unit, a double precision FPU and an enhanced 128-bit AltiVec unit with limited out-of-order execution. The core is designed to work in multiprocessing and multi core designs and can take large amounts of L2 caches on die.
The e600 core is completely backwards compatible with the PowerPC 74xx cores from which it derives.